

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems **Lecture 09: Rapid Prototyping (III) – High Level Synthesis**

Ming-Chang YANG *mcyang@cse.cuhk.edu.hk*

THUILE!

What else can we do with ZedBoard?

- **Programmable Logic (PL)** is also ideal for highspeed and high-parallel logic and arithmetic.
	- However, it might be very hard to implement sometimes.

Outline

- High-Level Synthesis Concept
- Vivado High-Level Synthesis
	- Inputs and Outputs
	- High-Level Synthesis Process
		- Interface Synthesis
		- Algorithm Synthesis
	- Optimizations
		- Loop
		- Array
- Lab Exercise: Accelerating Floating Point Matrix Multiplication with HLS

High-Level Synthesis (HLS)

• By abstracting/hiding low-level details with high-level representations, **high-level synthesis (HLS)** simplifies the description of the circuit dramatically.

HLS vs. Logic Synthesis

- **High-level synthesis** means synthesizing the **high -level code** into an **HDL description** .
- In FPGA design, the term "synthesis" usually refers to **logic synthesis** .
	- The process of interpreting **HDL code** into the **netlist** .
- In the HLS design flow, both types of "synthesis" are applied (**one** after **the other**)!

Why High-Level Synthesis (HLS)?

- 1) HLS from high-level languages is convenient.
	- Engineers are comfortable with languages such as C/C++.
- 2) The designers simply direct the process, while the HLS tools (i.e., Vivado HLS) implement the details.
	- Designs can be generated rapidly; but the designer must trust the HLS tools in implementing lower-level functionality.
- 3) HLS separates the functionality and implementation.
	- The source code *does not fix* the actual implementation.
	- *Variations* on the implementations can be created quickly by applying appropriate **"directives"** to the HLS process.

In one word: HLS shoots for **productivity**.

Design Metrics in HLS

- Hardware design always faces a trade-off between:
	- **1) Area, or Resource Cost** the amount of hardware required to realize the desired functionality;
	- **2) Speed** (specifically **throughput** or **latency**) the rate at which the circuit can process data.

CENG3430 Lec09: High Level Synthesis 2021-22 TESOUICE COST

Outline

• High-Level Synthesis Concept

- Vivado High-Level Synthesis
	- Inputs and Outputs
	- High-Level Synthesis Process
		- Interface Synthesis
		- Algorithm Synthesis
	- Optimizations
		- Loop
		- Array

• Lab Exercise: Accelerating Floating Point Matrix Multiplication with HLS

Vivado HLS

Inputs to Vivado HLS

optional

sub-

– Functions to be synthesized.

functions **2) C Testbench Files**

– Basis for verifying both C code and RTL codes.

3) Constraints

– Timing constraints along with a clock uncertainty and device details.

4) Directives

– Implementation styles of pipelining and parallelism.

Outputs from Vivado HLS

1) VHDL or Verilog files/codes

optional – Synthesizable RTL subfunctions level code that can be integrated into a project to generate a bitstream.

2) Packaged IP

- Convenient for direct inclusion into the IP block design .
- **3) SystemC model**
- Not intended for synthesis but only for RTL simulation. CENG3430 Lec09: High Level Synthesis 2021

Vivado HLS Process

-
- The HLS process internally involves two major tasks:
	- 1) The **interface** of the design, i.e., its top-level connections;
	- 2) The **functionality** of the design, i.e., the algorithm(s).

Vivado HLS: Interface Synthesis

- The **interface** can be created manually or inferred automatically from the code (**interface synthesis**).
	- The **ports** are inferred from the top-level function arguments and return values of the source C/C++ file;
	- The **protocols** are inferred from the behavior of the ports.

Vivado HLS: Algorithm Synthesis (1/4)

- The **algorithm synthesis** comprises three primary stages, which occur in the following order:
	- **1) Extraction of Data Path and Control**
	- **2) Scheduling and Binding**
	- **3) Optimizations**

1) Extraction of Data Path and Control

- The first stage of HLS is to analyze the C/C++/SystemC code and interpret the required functionality.
- The implementation will normally have a **datapath** component, and a **control** component.
	- **Datapath**: operations performed on the data samples,
	- **Control**: the circuitry required to co-ordinate dataflow processing.

Vivado HLS: Algorithm Synthesis (2/4)

2) Scheduling and Binding

- **Scheduling** is the translation of the RTL statements interpreted from the C code into a set of operations, each with an associated duration in terms of clock cycles.
- **Binding** is the process of associating the scheduled operations with the physical resources of the target device.

Vivado HLS: Algorithm Synthesis (3/4)

2) Scheduling and Binding (Cont'd)

- The resulting implementation has a set of metrics including (i) latency, (ii) throughput, and (iii) the amount of resources.
	- By default, the HLS process optimizes **area** (i.e., the first strategy).

Example: Calculating the average of an array of ten numbers.

Vivado HLS: Algorithm Synthesis (4/4)

3) Optimizations

- The designer can dictate the HLS process towards the desired implementation goals:
	- **Constraints:** The designer places a limit on the design.
		- For instance, the minimum clock period may be specified.
			- This makes it easy to ensure that the implementation meets the requirements of the system into which it will be integrated.
	- **Directives:** The designer can exert more specific influence over aspects of the RTL implementation.
		- HLS tool provides [pragmas](https://china.xilinx.com/html_docs/xilinx2019_1/sdsoc_doc/hls-pragmas-okr1504034364623.html#wqn1504034365505) that can be used to optimize the design.
			- This can yield significant changes to the RTL output.
			- With knowledge of the available directives, the designer can optimize according to application requirements.

Loop Optimizations

-
- **Loops** are used extensively in programming, and constitute a natural method of expressing operations that are repetitive in some way.
- By default, Vivado HLS seeks to optimize area.
	- Loops are automatically "rolled" (a.k.a. **rolled loops**).
	- That is, loops time-share a minimal set of hardware.
		- The operations in a loop are executed sequentially.
		- The next iteration can only begin when the last is done.

Loop Optimization #1: Pipelining (1/2)

- Several loop optimizations can be made using **directives** in Vivado HLS.
	- Allowing the resulting implementation to be altered with just few or even no changes to the software code.
- **Loop pipelining** allows the operations in a loop to be implemented in a concurrent manner.
	- The initiation interval (II) is the number of clock cycles between the start times of consecutive loop iterations.

Loop:for(i=1;i<3;i++) {

op Read;

op Compute;

op Write;

Initiation Interval = 1 cycle

Loop Optimization #1: Pipelining (2/2)

- To pipeline a loop, put the directive "#pragma HLS pipeline $[II=1]'$ at the beginning of the loop.
	- Vivado HLS automatically tries to pipeline the loop with the minimum initiation interval (II).
	- Without the optional $II=1$, the best possible initiation interval 1 is used, meaning that input samples can be accepted on every clock cycle.

```
for (index a = 0; index a < A NROWS; index a++) {
     for (index b = 0; index b < B NCOLS; index b++) {
#pragma HLS PIPELINE II=1
        float result = \theta:
         for (index d = 0; index d < A NCOLS; index d++) {
             float product term = in A[index a][index d] * in B[index d][index b];
             result += product term;
         out C[index a * B NCOLS + index b] = result;
     ł
```
Loop Optimization #2: Unrolling (1/2)

- **Loop unrolling** is a technique to exploit parallelism by creating copies of the loop body.
	- Unrolling a loop by a factor of N creates N copies of the loop body, and the loop variable referenced by each copy is updated accordingly.
		- If the factor N is less than the total number of loop iterations (10 in the below example), it is called a "partial unroll".
		- If the factor N is the same as the number of loop iterations, it is called a "full unroll".

```
int sum = 0;
for(int i = 0; i < 10; i++) {
    sum += a[i];}
```
Rolled Loops Loops Unrolled by a Factor of 2

```
int sum = \theta;
for(int i = 0; i < 10; i+=2) {
    sum += a[i];sum += a[i+1];}
```
Loop Optimization #2: Unrolling (2/2)

- **Loop unrolling** creates more operations in each loop iteration, resulting higher parallelism and throughput.
- To unroll a loop, put the directive "#pragma HLS unroll $[factor=N]$ " at the beginning of the loop.
	- Without the optional factor=N, the loop will be fully unrolled by default.

Factors Limiting the Parallelism (1/2)

- Loop optimizations aim at exploiting the **parallelism** between loop iterations.
	- However, parallelism between loop iterations can be limited mainly by data dependence or hardware resources.
- **Loop-carried Dependence:** A data dependence from an operation in an iteration to another in a subsequent iteration.
	- The subsequent iteration cannot start until the current iteration has finished.
	- Array accesses are a common source of loop-carried dependences.

```
while (a != b) { }if (a > b)a == b;else
       b = a;
```

```
for (i = 1; i < N; i++)mem[i] = mem[i-1] + i;
```
– Automatic dependence analysis can be too conservative: Directive "#pragma HLS dependence" allows you to explicitly specify and avoid a false dependence.

Factors Limiting the Parallelism (2/2)

- Another limiting factor for parallelism is the number of available hardware resources.
	- If the loop is pipelined with an initiation interval of one, there are two read operations.
		- If the memory has only one port, then two read operations cannot be executed simultaneously and must be executed in two cycles.
	- Thus, the minimal initiation interval (II) can only be two.

Array Optimization: Partitioning (1/3)

- **Arrays** are usually mapped to the Block RAM (BRAM) of PL, where BRAM has limited read/write ports.
- **Partitioning** an array into smaller arrays increases the port number and may improve the throughput.
- To partition an array, put directive "#pragma HLS array partition \lceil arguments]" within the boundaries where the array variable is defined.
	- **variable=<name>**: Specifies the array to be partitioned.
	- **<type>**: Optionally specifies the partition type.
	- **factor=<int>**: Specifies the number of smaller arrays that are to be created/partitioned.
	- **dim=<int>**: Specifies which dimension of a multidimensional array to partition.

Array Optimization: Partitioning (2/3)

- The **<type>** argument specifies the partition type:
	- **block**: Splits the array into N equal blocks, where N is the integer defined by the factor argument.
	- **cyclic**: Creates smaller arrays by interleaving elements from the original array.
	- **complete**: Decomposes the array into individual elements (it is also the default). $(N/2-1)$...

Array Optimization: Partitioning (3/3)

- The **<dim>** argument specifies which dimension of a multi-dimensional array to partition.
	- Non-zero value: Only the specified dimension is partitioned.
	- A value of 0: <u>All dimensions</u> are partitioned.
Fig. 2.10 my array 0.10 my my_array[10][6][4] -> partition dimension 3 -> my_array_1[10][6] my array 2[10][6] my array 3[10][6] my array $0[6][4]$ my_array[10][6][4] \rightarrow partition dimension 1 \rightarrow my_array_1[6][4] my array $2[6][4]$ my array 3[6][4] my_array_4[6][4] my_array_5[6][4] my array $6[6][4]$ my array $7[6][4]$ my_array_8[6][4] my_array_9[6][4]

my array[10][6][4] \rightarrow partition dimension 0 \rightarrow 10x6x4 = 240 registers CENG3430 Lec09: High Level Synthesis 2021-22 T2 27

Outline

• High-Level Synthesis Concept

- Vivado High-Level Synthesis
	- Inputs and Outputs
	- High-Level Synthesis Process
		- Interface Synthesis
		- Algorithm Synthesis
	- Optimizations
		- Loop
		- Array

• Lab Exercise: Accelerating Floating Point Matrix Multiplication with HLS

Lab Exercise: Matrix Multiplication (1/4)

- In this lab, we will develop an accelerator for the floating-point multiplication on 32x32 matrices.
	- The accelerator is connected to an AXI DMA peripheral in PL and then to the accelerator coherence port (ACP) in PS.

Lab Exercise: Matrix Multiplication (2/4)

• The function to be optimized is defined in "mmult.h":

```
template <typename T, int DIM>
void mmult hw(T A[DIM] [DIM], T B[DIM] [DIM], T C[DIM] [DIM])
  // matrix multiplication of a A*B matrix
  L1: for (int ia = 0; ia < DIM; ++ia)
                                                   \leftarrow L1 iterates over the
                                                   rows of the input matrix A.
    L2: for (int ib = 0; ib < DIM; ++ib)
                                                   \leftarrow L2 iterates over columns
                                                   of the input matrix B.
       T sum = 0;
       L3: for (int id = 0; id < DIM; ++id) \leftarrow L3 multiplies each
                                                   element of row vector A 
         sum += A[ia][id] * B[id][ib];with an element of column 
                                                   vector B and accumulates it 
    C[ia][ib] = sum;to the elements of a row of 
                    \begin{vmatrix} b_1 & b_2 & b_3 \\ b_4 & b_5 & b_6 \end{vmatrix}a_1the output matrix C.
                                    C_4a_{\lambda}
```
EXA333 How? Utilize "directives" properly to direct HLS!

Lab Exercise: Matrix Multiplication (3/4)

• **Resource Cost** (Post-Implementation Utilization)

Lab Exercise: Matrix Multiplication (4/4)

• **Performance** (Latency and HW/SW Speedup)

Performance Estimates \equiv Timing (ns) \boxdot Summary Should NOT violate [timing constraint](https://www.xilinx.com/htmldocs/xilinx2020_2/hls-guidance/200-887.html)! Clock Target Estimated Uncertainty ap_clk 10.00 1.25 8.41 (i.e., the estimated clock period should be less than the target one) \equiv Latency (clock cycles) \Box Summary Latency Interval The higher, the slower! Type min max min max 332872 332872 332873 332873 none 图 SDK Log 图 Terminal 1 83 Serial: (COM6, 115200, 8, 1, None, None - CONNECTED) - Encoding: (ISO-8859-1) DMA Init done Loop time for 1024 iterations is -2 cycles Running Matrix Mult in SW Total run time for SW on Processor is 25880 cycles over 1024 tests. Cache cleared Total run time for AXI DMA + HW accelerator is 333830 cycles over 1024 tests Acceleration factor: 0.77

The lower, the slower!

Class Exercise 9.1

Date:

```
• If the directive is used to pipeline L2 loop body, how
    should a and b be partitioned for better performance?
template <typename T, int DIM>
void mmult_hw(T a[DIM][DIM], T b[DIM][DIM], T out[DIM][DIM])
\mathbf{f}// matrix multiplication of a A*B matrix
      L1:for (int ia = \theta; ia < DIM; ++ia)
      \left\{ \right.L2:for (int ib = \theta; ib < DIM; ++ib)
             {
                   #pragma HLS pipeline
                   T sum = \theta;
                   L3:for (int id = \theta; id < DIM; ++id)
                   {
                         sum += a[ia][id] * b[id][ib];}
                   out[ia][ib] = sum;b_3b<sub>2</sub>C_{2}C_{\mathcal{R}}a_3b_{1}C_{1}a<sub>1</sub>a<sub>2</sub>}
      }
                                                                   a_{6}b_6 =
                                                                            b_{\scriptscriptstyle A}b_{5}C_{6}C_{\underline{A}}a_{\scriptscriptstyle A}a_{\kappa}return;
}\begin{array}{ccc} \text{J} \\ \text{CENG3430 Lec09: High Level Synthesis } 2021-22 \text{ T2} \end{array} \begin{array}{ccc} a_7 & a_8 & a_9 \end{array} \begin{array}{ccc} b_7 & b_8 & b_9 \end{array} \begin{array}{ccc} \text{C}_7 & \text{C}_8 & \text{C}_9 \end{array}
```
Summary

- High-Level Synthesis Concept
- Vivado High-Level Synthesis
	- Inputs and Outputs
	- High-Level Synthesis Process
		- Interface Synthesis
		- Algorithm Synthesis
	- Optimizations
		- Loop
		- Array
- Lab Exercise: Accelerating Floating Point Matrix Multiplication with HLS